中文字幕 另类精品,亚洲欧美一区二区蜜桃,日本在线精品视频免费,孩交精品乱子片免费

<sup id="3hn2b"></sup>

    1. <sub id="3hn2b"><ol id="3hn2b"></ol></sub><legend id="3hn2b"></legend>

      1. <xmp id="3hn2b"></xmp>

      2. 新聞中心

        EEPW首頁 > 電源與新能源 > 設(shè)計(jì)應(yīng)用 > 基于IR3521設(shè)計(jì)的AMD SVID電源技術(shù)

        基于IR3521設(shè)計(jì)的AMD SVID電源技術(shù)

        作者: 時(shí)間:2010-06-08 來源:網(wǎng)絡(luò) 收藏
        具有兩個(gè)轉(zhuǎn)換器輸出,可用于處理器VDD核和VDDNB輔助平面,整個(gè)系統(tǒng)設(shè)定點(diǎn)精度為0.5%. 集成xPHASE3TM 相IC,提供了整個(gè)系統(tǒng)控制以及任意數(shù)量的相IC 接口,并監(jiān)測(cè)單相電源,從而實(shí)現(xiàn)了完整的 電源解決方案.本文介紹了主要特性,方框圖,以及應(yīng)用電路圖和雙輸出 轉(zhuǎn)換器電路圖.

        The IR3521 Control IC combined with an xPHASE3TM Phase IC provides a full featured and flexible way to implement a complete AMD power solution. It provides outputs for both the VDD core and VDDNB auxiliary planes required by the CPU. The IR3521 provides overall system control and interfaces with any number of Phase ICs each driving and monitoring a single phase. The xPHASE3TM architecture results in a power supply that is smaller, less expensive, and easier to design while providing higher efficiency than conventional approaches.

        IR3521主要特性:

        2 converter outputs for the AMD processor VDD core and VDDNB auxiliary planes

        Supports High Speed (HS) I2C Serial communications

        PSI_L serial commands are communicated to a programmable number of phase ICs

        0.5% overall system set point accuracy

        High speed error amplifiers with wide bandwidth of 20MHz and fast slew rate of 10V/us

        Remote sense amplifiers provide differential sensing and require less than 50uA bias current

        Programmable Dynamic VID Slew Rates

        Programmable VID Offset (VDD output only)

        Programmable output impedance (VDD output only)

        Programmable Dynamic OC for IDD_Spike

        Programmable per phase switching frequency of 250kHz to 1.5MHz

        Hiccup over current protection with delay during normal operation

        Central over voltage detection and communication to phase ICs through IIN (ISHARE) pin

        OVP disabled during dynamic VID down to prevent false triggering

        Over voltage signal to system with over voltage detection during powerup and normal operation

        Detection and protection of open remote sense lines

        Gate Drive and IC bias linear regulator control with programmable output voltage and UVLO

        Small thermally enhanced 32L MLPQ (5mm x 5mm) package

        圖1.IR3521方框圖

        上一頁 1 2 下一頁

        評(píng)論


        相關(guān)推薦

        技術(shù)專區(qū)

        關(guān)閉